When we scale down capacitance from 100pF to 80pF, 60pF, 40pF, 20pF and 0pF, there is 3%, 6%, 9.14%, 12.14% and 15.19% reduction in junction temperature respectively at 100GHz device operating frequency. Virtex-6 is our target FPGA device for this design.
INTRODUCTION
Capacitance Scaling Ambient Temperature(CSAT) is energy and thermal efficient techniques in which we scale down capacitance from 100pF to 80pF, 60pF, 40pF, 20pF and then finally 0pF for 25˚C ambient temperature. In latest FPGA, we can set output load in term of pF i.e. pico Farad. The scaling in capacitance reduces both power dissipation and junction temperature. This approach is used for designing an energy efficient and thermal efficient GCD. Our target FPGA is Virtex-6 Field Programmable Gate Array (FPGA). Energy efficient GCD means it dissipates less power either IO power or leakage power than their traditional counterpart GCD. Thermal efficient GCD means after implementation of GCD on FPGA it's junction temperature is lesser than their traditional counterpart GCD. Where, Junction temperature is the highest temperature of a actual device or silicon die in FPGA. Our work shows the variance of I/O power, Leakage power and Junction temperature at different capacitance values under different frequencies. Usually capacitance value is taken as most important feature of a capacitor. Any type of real capacitor have capacitance features along with resistance and inductance features. Inductances takes place among the FPGA device, capacitors and voltage regulator. The parasitic ISSN: 2456-0065 DOI: 10.21058/gjet.2015.1101 inductance (ESL) has the equal or higher importance in power system applications. The amount of parasitic inductance can be examined by body size of capacitor. It is considered that physically large capacitors have more parasitic inductance than physically small capacitors. Parasitic or real capacitor is shown in Figure 1 . The highest temperature of a actual device or silicon die is known as Junction Temperature, where as usually normal standard temperature is considered as Ambient Temperature. Ambient temperature is directly proportional to junction temperature. Mathematical relation between junction and ambient temperature is as follows. TJ = TA + RQJA * Power Where TJ is considered as junction temperature, TA is considered as Ambient Temperature, RQJA is considered as junction to ambient thermal resistance.
II. RELATED WORK
In [1] stand alone electrical capacitance technology system is designed with the help of FPGA technology. In the field of electrical tomography, it happens first time that reconfigurable hardware is used in [1] . Compared to DSP implementation FPGA based electrical capacitance technology system gets better performance in terms of power and speed in [1] . In [2] ALU power is reduced by capacitance scaling technique and implemented it on 28nm field programmable gate array (FPGA). Under different operating frequencies and capacitance power reduction of 40nm FPGA is compared with power reduction with 28nm FPGA in [2] . On operating frequency 10GHz, for capacitance 5pF and 4pF, it achieves 17.16% and 17.99% respectively reduction in power in [2] . In[3] we get basic knowledge about PCB Design and pin planning. In a 90nm CMOS technology [4] tells about low voltage high supply FPGA I/O cell IC. In reference [7] , capacitance scaling system uses two component, first is a commercial impedance (inductance-capacitance-resistance) meter and second is a single decade inductive voltage divider as impedance comparator. Four terminal pair capacitors in decade (10 : 1) steps from 10nF to 100nF are measured in [7] . [8] describe a probabilistic methodology that consider probable usage of a routing resource in order to estimate interconnect capacitance and dynamic power consumption. This model is also used to estimate leakage power distribution of interconnect resources [8] .
III. BLOCK DIAGRAM OF GCD GENERATOR
A. RTL Elaborated SchematicDesign of GCD GCD is taking two 4-bit inputs, one is Input1 and Other Input2. GCD_Out is the final result, which is GCD of the two input. Figure 5 , shows that out of available 279360 registers, only 19 resisters is been used, which is less than 1% as compared to overall number of registers. Only 37 Look Up Table has been used in total number of 139680 available LUT. Out of available Global Clock Buffers and IO, only 3% and 7% respectively has been utilized.
IV. CAPACITANCE SCALING AMBIENT TEMPERATURE(CSAT)
CSAT is a combination of two well tested energy and thermal efficient algorithm. One is capacitance scaling and the other is ambient temperature control. First we apply capacitance scaling then we get energy and thermal efficient GCD. For further reduction of power dissipation and junction temperature, we control ambient temperature, and got the most energy efficient GCD. As the frequency increases, I/O power and Leakage power also increases. Junction temperature is also directly proportional with frequency. Here ambient temperature is 25˚C. Ambient temperature is also called room temperature. Table 2 is for 80pF output load. Table 3 is for 60pF output load. It is recommended that for a operating device, its junction temperature must be less than 125˚C. In Table 4 , at 40pF Junction temperature is 53.7˚C, 55.4˚C, 72.6˚C and 125.0˚C, Leakage power is 1.294W, 1.308W, 1.466W and 1.633W, and IO power is 0.032W, 0.322W, 3.223W and 32.227W, for 1GHz, 10GHz, 100GHz and 1THz device operating frequencies respectively. The result shown in Table 4 is for 40pF output load. ISSN: 2456-0065 DOI: 10.21058/gjet.2015.1101 In Table 6 , I/O power is 0.015W, 0.150W, 1.499W and 14.987W, Leakage power is 1.294W, 1.304W, 1.419W and 1.633W, and Junction temperature is 53.7˚C, 55.0˚C, 67.8˚C and 125˚C at 1GHz, 10GHz, 100GHz and 1THz respectively while 0pF capacitance is taken. Junction temperature of FPGA is measured in Celsius. In Table 8 and Figure 8 , when we scale down capacitance from 100pF to 80pF, 60pF, 40pF, 20pF and 0pF, there is 3%, 6%, 9.14%, 12.14% and 15.19% reduction in junction temperature respectively at 100GHz device operating frequency. On 1THz operating frequency device will not work because junction temperature approaches to 125˚C. V. CONCLUSION With application of energy efficient CSAT technique, we design an energy and thermal efficient GCD generator. We are using Xilinx ISE 14.4 as simulator and Verilog as HDL. There is 74.1% less I/O power reduction is observed when we are changing the capacitance from 100 pF to 0 pF, while the device is operating at 1GHz, 10GHz and 100GHz. On 1THz it is noticed that by changing capacitance from 100 pF to 0 pF, we are getting 70.07% reduction in I/O power. When capacitance change from 100pF to 0pF, and GCD generator is operating at 1GHz, 10GHz and 100GHz device operating frequencies, we get 0.18%, 2.13% and 15.1% respectively less reduction in junction temperature. The junction temperature of device approaches 125˚C for each capacitance at 1THz operating frequency. The device will not work anymore at this junction temperature.
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VI. FUTURE SCOPE Using CSAT technique, this GCD generator is implemented on 40nm 6 series FPGA. There is open possibility to implement this GCD generator on 28nm and 20nm ultra scale FPGA. We have implemented CSAT technique for designing energy efficient GCD generator, there is a wide scope to use this technique on different components of processor and arithmetic circuits, in order to make more power optimized processor component and arithmetic circuit.
